<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" media="screen" href="/~d/styles/rss2full.xsl"?><?xml-stylesheet type="text/css" media="screen" href="http://feeds.feedburner.com/~d/styles/itemcontent.css"?><rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:wfw="http://wellformedweb.org/CommentAPI/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:atom="http://www.w3.org/2005/Atom" xmlns:sy="http://purl.org/rss/1.0/modules/syndication/" xmlns:creativeCommons="http://backend.userland.com/creativeCommonsRssModule" version="2.0">

<channel>
	<title>FPGA Blog</title>
	
	<link>http://fpgablog.com</link>
	<description>FPGA (field programmable gate array) and structured ASIC information</description>
	<pubDate>Tue, 30 Jun 2009 20:51:45 +0000</pubDate>
	<generator>http://wordpress.org/?v=2.7</generator>
	<language>en</language>
	<sy:updatePeriod>hourly</sy:updatePeriod>
	<sy:updateFrequency>1</sy:updateFrequency>
			<creativeCommons:license>http://creativecommons.org/licenses/by-nc-sa/2.0/</creativeCommons:license><atom10:link xmlns:atom10="http://www.w3.org/2005/Atom" rel="self" href="http://feeds.feedburner.com/fpgablog" type="application/rss+xml" /><feedburner:emailServiceId xmlns:feedburner="http://rssnamespace.org/feedburner/ext/1.0">fpgablog</feedburner:emailServiceId><feedburner:feedburnerHostname xmlns:feedburner="http://rssnamespace.org/feedburner/ext/1.0">http://feedburner.google.com</feedburner:feedburnerHostname><feedburner:feedFlare xmlns:feedburner="http://rssnamespace.org/feedburner/ext/1.0" href="http://add.my.yahoo.com/rss?url=http%3A%2F%2Ffeeds.feedburner.com%2Ffpgablog" src="http://us.i1.yimg.com/us.yimg.com/i/us/my/addtomyyahoo4.gif">Subscribe with My Yahoo!</feedburner:feedFlare><feedburner:feedFlare xmlns:feedburner="http://rssnamespace.org/feedburner/ext/1.0" href="http://www.newsgator.com/ngs/subscriber/subext.aspx?url=http%3A%2F%2Ffeeds.feedburner.com%2Ffpgablog" src="http://www.newsgator.com/images/ngsub1.gif">Subscribe with NewsGator</feedburner:feedFlare><feedburner:feedFlare xmlns:feedburner="http://rssnamespace.org/feedburner/ext/1.0" href="http://feeds.my.aol.com/add.jsp?url=http%3A%2F%2Ffeeds.feedburner.com%2Ffpgablog" src="http://o.aolcdn.com/favorites.my.aol.com/webmaster/ffclient/webroot/locale/en-US/images/myAOLButtonSmall.gif">Subscribe with My AOL</feedburner:feedFlare><feedburner:feedFlare xmlns:feedburner="http://rssnamespace.org/feedburner/ext/1.0" href="http://www.bloglines.com/sub/http://feeds.feedburner.com/fpgablog" src="http://www.bloglines.com/images/sub_modern11.gif">Subscribe with Bloglines</feedburner:feedFlare><feedburner:feedFlare xmlns:feedburner="http://rssnamespace.org/feedburner/ext/1.0" href="http://www.netvibes.com/subscribe.php?url=http%3A%2F%2Ffeeds.feedburner.com%2Ffpgablog" src="http://www.netvibes.com/img/add2netvibes.gif">Subscribe with Netvibes</feedburner:feedFlare><feedburner:feedFlare xmlns:feedburner="http://rssnamespace.org/feedburner/ext/1.0" href="http://fusion.google.com/add?feedurl=http%3A%2F%2Ffeeds.feedburner.com%2Ffpgablog" src="http://buttons.googlesyndication.com/fusion/add.gif">Subscribe with Google</feedburner:feedFlare><feedburner:feedFlare xmlns:feedburner="http://rssnamespace.org/feedburner/ext/1.0" href="http://www.pageflakes.com/subscribe.aspx?url=http%3A%2F%2Ffeeds.feedburner.com%2Ffpgablog" src="http://www.pageflakes.com/ImageFile.ashx?instanceId=Static_4&amp;fileName=ATP_blu_91x17.gif">Subscribe with Pageflakes</feedburner:feedFlare><atom10:link xmlns:atom10="http://www.w3.org/2005/Atom" rel="hub" href="http://pubsubhubbub.appspot.com" /><item>
		<title>Rapid FPGA Development for Wireless Applications Workshop</title>
		<link>http://fpgablog.com/posts/sdr-forum-ip-cores/</link>
		<comments>http://fpgablog.com/posts/sdr-forum-ip-cores/#comments</comments>
		<pubDate>Tue, 30 Jun 2009 20:51:45 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
		
		<category><![CDATA[Event]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=1359</guid>
		<description><![CDATA[The SDR Forum will hold its 64th General Meeting September 14-17 in San Jose, California. The meeting will feature a workshop, &#8220;Rapid FPGA Development for Wireless Applications &#8211; IP Cores, Tools and Standards.&#8221; The FPGA workshop will provide communications systems engineers with the knowledge they need to implement software defined and cognitive radio systems that [...]]]></description>
			<content:encoded><![CDATA[<p>The SDR Forum will hold its 64th General Meeting September 14-17 in San Jose, California. The meeting will feature a workshop, &#8220;Rapid FPGA Development for Wireless Applications &ndash; IP Cores, Tools and Standards.&#8221; The FPGA workshop will provide communications systems engineers with the knowledge they need to implement software defined and cognitive radio systems that utilize FPGA-based processing. Speakers at this workshop will include representatives of The MathWorks, Mercury Computer, Open Cores Protocol &ndash; International Partnership, Objective Interface Systems, PrismTech, Synopsis, and Xilinx.</p>
<p>More information: <a href="https://www.sdrforum.org/pages/secure/mtgregform_new.asp">SDR Forum Meeting Registration Form</a></p>
<p align=center><a href=http://www.embeddedstar.com/careers/><img src=http://fpgablog.com/adimages/jobs468.gif border=0></a></p><p align="center"><a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a><br />© 2009 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p><div class="feedflare">
<a href="http://feeds.feedburner.com/~ff/fpgablog?a=q6mPCWp88Bw:xDk6s06S8zg:yIl2AUoC8zA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=yIl2AUoC8zA" border="0"></img></a> <a href="http://feeds.feedburner.com/~ff/fpgablog?a=q6mPCWp88Bw:xDk6s06S8zg:7Q72WNTAKBA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=7Q72WNTAKBA" border="0"></img></a>
</div>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/sdr-forum-ip-cores/feed/</wfw:commentRss>
		</item>
		<item>
		<title>Pentek Model 4996A-207 VxWorks Board Support Package for Model 4207</title>
		<link>http://fpgablog.com/posts/wind-river-powerpc-fpga/</link>
		<comments>http://fpgablog.com/posts/wind-river-powerpc-fpga/#comments</comments>
		<pubDate>Tue, 30 Jun 2009 18:28:26 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
		
		<category><![CDATA[FPGA-based Product]]></category>

		<category><![CDATA[Tool]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=1355</guid>
		<description><![CDATA[Pentek announced the VxWorks Board Support Package (BSP) for their Model 4207 processor board. The Model 4207 PowerPC and FPGA platform now supports the Wind River&#8217;s VxWorks real-time operating system (RTOS). The VxWorks BSP provides software developers with a complete library of hardware-initialization, control, and application functions fully compatible with Wind River&#8217;s Workbench development environment. [...]]]></description>
			<content:encoded><![CDATA[<p>Pentek announced the VxWorks Board Support Package (BSP) for their Model 4207 processor board. The Model 4207 PowerPC and FPGA platform now supports the Wind River&#8217;s VxWorks real-time operating system (RTOS). The VxWorks BSP provides software developers with a complete library of hardware-initialization, control, and application functions fully compatible with Wind River&#8217;s Workbench development environment. Pentek Model 4996A-207 VxWorks Board Support Package for Model 4207 is available immediately with prices starting at $3,000 USD.</p>
<p><p>Read more <a href="http://fpgablog.com/posts/wind-river-powerpc-fpga/">Pentek Model 4996A-207 VxWorks Board Support Package for Model 4207</a></p><p align=center><a href=http://embeddedstar.tradepub.com/><img src=http://fpgablog.com/adimages/tradepub8.gif border=0></a></p><p align="center"><a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a><br />© 2009 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p><div class="feedflare">
<a href="http://feeds.feedburner.com/~ff/fpgablog?a=1FJ-xLRyACk:o5opveHz-1Y:yIl2AUoC8zA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=yIl2AUoC8zA" border="0"></img></a> <a href="http://feeds.feedburner.com/~ff/fpgablog?a=1FJ-xLRyACk:o5opveHz-1Y:7Q72WNTAKBA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=7Q72WNTAKBA" border="0"></img></a>
</div>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/wind-river-powerpc-fpga/feed/</wfw:commentRss>
		</item>
		<item>
		<title>OptNgn FFT WFTA Kernels Library for Mentor Precision RTL Synthesis</title>
		<link>http://fpgablog.com/posts/winograd-fourier-transform/</link>
		<comments>http://fpgablog.com/posts/winograd-fourier-transform/#comments</comments>
		<pubDate>Tue, 30 Jun 2009 17:00:15 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
		
		<category><![CDATA[IP Core]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=1351</guid>
		<description><![CDATA[OptNgn has validated their FFT WFTA Kernels Library of streaming IP cores for use with Mentor Graphics Precision RTL Synthesis. The Winograd Fourier Transform (WFTA) kernels, along with their derivative 1D and 2D libraries, represent a vendor independent and high throughput way to use the cache-free FFT power available in FPGA coprocessors. Designers can now [...]]]></description>
			<content:encoded><![CDATA[<p>OptNgn has validated their FFT WFTA Kernels Library of streaming IP cores for use with Mentor Graphics Precision RTL Synthesis. The Winograd Fourier Transform (WFTA) kernels, along with their derivative 1D and 2D libraries, represent a vendor independent and high throughput way to use the cache-free FFT power available in FPGA coprocessors. Designers can now use libraries of cost effective RTL FFT elements in both their FPGAs and ASICs, knowing that they can be highly optimized by the Mentor Precision RTL Synthesis toolset. The FFT libraries are ideal for applications in wireless (3/4GPP LTE OFDM/MIMO) and convolution flow based signal filtering and object recognition in the audio, video, and scientific areas.</p>
<p>More information: <a href="http://www.optngn.com">OptNgn Software</a></p>
<table cellspacing='0' style='width: 600px; background-color: #ffffff; border: 1px solid #CBCBCB; border-collapse: collapse;'><tr><td height='19' colspan='2' style='font:bold 13px Arial,Helvetica,sans-serif; color: #000000; text-align: Left; padding: 5px 5px 5px 7px; background-color: #ffffff;'>Free White Papers</td></tr><tr><td style='padding:1px;'></td><td style='padding:3px; border: 0px solid #184D31;'><a href='http://newsletter.dinclinx.com/?s=1707&e=0&t=1144&f=imagemaparrayclick&i=0&l=0'><img src='http://newsletter.dinclinx.com/?s=1707&e=0&t=1144&f=imagemaparray&i=0&l=0' style='border: 0;' /></a><br /><a href='http://newsletter.dinclinx.com/?s=1707&e=0&t=1144&f=imagemaparrayclick&i=1&l=0'><img src='http://newsletter.dinclinx.com/?s=1707&e=0&t=1144&f=imagemaparray&i=1&l=0' style='border: 0;' /></a><br /><a href='http://newsletter.dinclinx.com/?s=1707&e=0&t=1144&f=imagemaparrayclick&i=2&l=0'><img src='http://newsletter.dinclinx.com/?s=1707&e=0&t=1144&f=imagemaparray&i=2&l=0' style='border: 0;' /></a><br /></td></tr></table><p align="center"><a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a><br />© 2009 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p><div class="feedflare">
<a href="http://feeds.feedburner.com/~ff/fpgablog?a=upUJg2Yl3uA:w_c3MzvmbBE:yIl2AUoC8zA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=yIl2AUoC8zA" border="0"></img></a> <a href="http://feeds.feedburner.com/~ff/fpgablog?a=upUJg2Yl3uA:w_c3MzvmbBE:7Q72WNTAKBA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=7Q72WNTAKBA" border="0"></img></a>
</div>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/winograd-fourier-transform/feed/</wfw:commentRss>
		</item>
		<item>
		<title>Altera Cyclone III LS FPGA Family</title>
		<link>http://fpgablog.com/posts/cyclone-3-ls-fpgas/</link>
		<comments>http://fpgablog.com/posts/cyclone-3-ls-fpgas/#comments</comments>
		<pubDate>Mon, 29 Jun 2009 18:46:58 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
		
		<category><![CDATA[FPGA]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=1347</guid>
		<description><![CDATA[Altera introduced the Cyclone III LS low-power FPGA family. The devices offer the highest logic, memory, and DSP density per board area. The Cyclone III LS are the lowest power FPGAs at less than 0.25W of static power for 200K logic elements (LEs). The Cyclone III LS FPGAs are ideal for power and board-space-sensitive applications [...]]]></description>
			<content:encoded><![CDATA[<p>Altera introduced the Cyclone III LS low-power FPGA family. The devices offer the highest logic, memory, and DSP density per board area. The Cyclone III LS are the lowest power FPGAs at less than 0.25W of static power for 200K logic elements (LEs). The Cyclone III LS FPGAs are ideal for power and board-space-sensitive applications in all market segments including military and industrial. Cyclone III LS devices are shipping now.</p>
<p><p>Read more <a href="http://fpgablog.com/posts/cyclone-3-ls-fpgas/">Altera Cyclone III LS FPGA Family</a></p><p align=center><a href=http://embeddedstar.tradepub.com/><img src=http://fpgablog.com/adimages/tradepub8.gif border=0></a></p><p align="center"><a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a><br />© 2009 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p><div class="feedflare">
<a href="http://feeds.feedburner.com/~ff/fpgablog?a=YDLzK1zHiv8:9UfzFZjPgDs:yIl2AUoC8zA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=yIl2AUoC8zA" border="0"></img></a> <a href="http://feeds.feedburner.com/~ff/fpgablog?a=YDLzK1zHiv8:9UfzFZjPgDs:7Q72WNTAKBA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=7Q72WNTAKBA" border="0"></img></a>
</div>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/cyclone-3-ls-fpgas/feed/</wfw:commentRss>
		</item>
		<item>
		<title>Lattice MachXO PLD .8mm Pitch Chip Array BGA Package</title>
		<link>http://fpgablog.com/posts/cabga256-xo640-xo1200-xo2280/</link>
		<comments>http://fpgablog.com/posts/cabga256-xo640-xo1200-xo2280/#comments</comments>
		<pubDate>Mon, 29 Jun 2009 16:00:49 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
		
		<category><![CDATA[FPGA]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=1343</guid>
		<description><![CDATA[Lattice Semiconductor introduced a 0.8-mm pitch 256-pin Chip-Array BGA (caBGA256) package for its MachXO PLD family. The Mach XO640, XO1200, and XO2280 devices are now available in the 14 x 14 mm, caBGA256 package with up to 211 user I/O. The new packages provide designers with 10% lower cost and 30% reduction in board area [...]]]></description>
			<content:encoded><![CDATA[<p>Lattice Semiconductor introduced a 0.8-mm pitch 256-pin Chip-Array BGA (caBGA256) package for its MachXO PLD family. The Mach XO640, XO1200, and XO2280 devices are now available in the 14 x 14 mm, caBGA256 package with up to 211 user I/O. The new packages provide designers with 10% lower cost and 30% reduction in board area than previously available on 1.0-mm pitch 256-pin Fine-Pitch Thin BGA (ftBGA256) packages. The new MachXO640, XO1200 and XO2280 caBGA256 device packages are supported in Lattice&#8217;s ispLEVER version 7.2, Service Pack 2 software. Production devices of the Mach XO640, XO1200, and XO2280 in the caBGA256 package are available now. Volume pricing for the Mach XO640 caBGA256 is $2.75 in 250,000 unit volumes.</p>
<p>More information: <a href="http://www.latticesemi.com/products/cpldspld/machxo/">Lattice MachXO Reconfigurable Programmable Logic Devices</a></p>
<p align=center><a href=http://www.embeddedstar.com/careers/><img src=http://fpgablog.com/adimages/jobs468.gif border=0></a></p><p align="center"><a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a><br />© 2009 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p><div class="feedflare">
<a href="http://feeds.feedburner.com/~ff/fpgablog?a=HIQfh9V4j6w:hlEv0GLCi3Q:yIl2AUoC8zA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=yIl2AUoC8zA" border="0"></img></a> <a href="http://feeds.feedburner.com/~ff/fpgablog?a=HIQfh9V4j6w:hlEv0GLCi3Q:7Q72WNTAKBA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=7Q72WNTAKBA" border="0"></img></a>
</div>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/cabga256-xo640-xo1200-xo2280/feed/</wfw:commentRss>
		</item>
		<item>
		<title>Mentor Graphics Precision RTL Supports Xilinx Virtex-6, Spartan-6 FPGAs</title>
		<link>http://fpgablog.com/posts/logic-physical-synthesis/</link>
		<comments>http://fpgablog.com/posts/logic-physical-synthesis/#comments</comments>
		<pubDate>Wed, 24 Jun 2009 22:10:53 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
		
		<category><![CDATA[Tool]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=1339</guid>
		<description><![CDATA[Support for the Xilinx Virtex-6 and Spartan-6 Field Programmable Gate Arrays (FPGAs) is available now in the Mentor Graphics Precision RTL and Precision RTL Plus products. The new support delivers logic and physical synthesis for quickly implementing complex designs that meet target specifications. Mentor is the first EDA synthesis provider to offer physical synthesis support [...]]]></description>
			<content:encoded><![CDATA[<p>Support for the Xilinx Virtex-6 and Spartan-6 Field Programmable Gate Arrays (FPGAs) is available now in the Mentor Graphics Precision RTL and Precision RTL Plus products. The new support delivers logic and physical synthesis for quickly implementing complex designs that meet target specifications. Mentor is the first EDA synthesis provider to offer physical synthesis support for Virtex-6 and Spartan-6 designs. Its push-button physical synthesis capability works in conjunction with the new Xilinx ISE Design Suite 11.2 to provide superior Quality-of-Results (QoR). Designers can also leverage Precision’s industry-leading SystemVerilog and mixed language support to implement their designs for Virtex-6 and Spartan-6 FPGAs. During the implementation cycle, customers with large designs can reduce run time by utilizing Precision’s unique automatic incremental synthesis and its integration with Xilinx SmartCompile technology.</p>
<p>More information: <a href="http://www.mentor.com/">Mentor Graphics</a></p>
<p align=center><a href=http://www.embeddedstar.com/careers/><img src=http://fpgablog.com/adimages/jobs468.gif border=0></a></p><p align="center"><a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a><br />© 2009 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p><div class="feedflare">
<a href="http://feeds.feedburner.com/~ff/fpgablog?a=eJk2iHJ_6x8:ieiSzB8DH7w:yIl2AUoC8zA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=yIl2AUoC8zA" border="0"></img></a> <a href="http://feeds.feedburner.com/~ff/fpgablog?a=eJk2iHJ_6x8:ieiSzB8DH7w:7Q72WNTAKBA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=7Q72WNTAKBA" border="0"></img></a>
</div>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/logic-physical-synthesis/feed/</wfw:commentRss>
		</item>
		<item>
		<title>Xilinx Virtex-6 FPGA ML605 and Spartan-6 FPGA SP601 Evaluation Kits</title>
		<link>http://fpgablog.com/posts/xilinx-base-targeted-design-platform/</link>
		<comments>http://fpgablog.com/posts/xilinx-base-targeted-design-platform/#comments</comments>
		<pubDate>Wed, 24 Jun 2009 20:56:57 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
		
		<category><![CDATA[Tool]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=1335</guid>
		<description><![CDATA[The Xilinx Base Targeted Design Platform accelerates the development of system-on-chip (SoC) solutions with Xilinx Virtex-6 and Spartan-6 field programmable gate arrays (FPGAs). The Xilinx Base Targeted Design Platform consists of evaluation kits that contain the basic building blocks common in virtually all system designs to address a broad set of markets and applications. Designers [...]]]></description>
			<content:encoded><![CDATA[<p>The Xilinx Base Targeted Design Platform accelerates the development of system-on-chip (SoC) solutions with Xilinx Virtex-6 and Spartan-6 field programmable gate arrays (FPGAs). The Xilinx Base Targeted Design Platform consists of evaluation kits that contain the basic building blocks common in virtually all system designs to address a broad set of markets and applications. Designers are able to slash development time by as much as half compared to traditional design methodologies. Reference designs then guide designers on best practices for integrating custom elements into the base design and implementing advanced features, such as DDR2 and DDR3 memory interfaces, high-speed serial I/O, and on-chip clocking resources. Board schematics and layout files further streamline the design process.</p>
<p><p>Read more <a href="http://fpgablog.com/posts/xilinx-base-targeted-design-platform/">Xilinx Virtex-6 FPGA ML605 and Spartan-6 FPGA SP601 Evaluation Kits</a></p><table cellspacing='0' style='width: 600px; background-color: #ffffff; border: 1px solid #CBCBCB; border-collapse: collapse;'><tr><td height='19' colspan='2' style='font:bold 13px Arial,Helvetica,sans-serif; color: #000000; text-align: Left; padding: 5px 5px 5px 7px; background-color: #ffffff;'>Free White Papers</td></tr><tr><td style='padding:1px;'></td><td style='padding:3px; border: 0px solid #184D31;'><a href='http://newsletter.dinclinx.com/?s=1707&e=0&t=1144&f=imagemaparrayclick&i=0&l=0'><img src='http://newsletter.dinclinx.com/?s=1707&e=0&t=1144&f=imagemaparray&i=0&l=0' style='border: 0;' /></a><br /><a href='http://newsletter.dinclinx.com/?s=1707&e=0&t=1144&f=imagemaparrayclick&i=1&l=0'><img src='http://newsletter.dinclinx.com/?s=1707&e=0&t=1144&f=imagemaparray&i=1&l=0' style='border: 0;' /></a><br /><a href='http://newsletter.dinclinx.com/?s=1707&e=0&t=1144&f=imagemaparrayclick&i=2&l=0'><img src='http://newsletter.dinclinx.com/?s=1707&e=0&t=1144&f=imagemaparray&i=2&l=0' style='border: 0;' /></a><br /></td></tr></table><p align="center"><a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a><br />© 2009 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p><div class="feedflare">
<a href="http://feeds.feedburner.com/~ff/fpgablog?a=jqZBuhkzEnM:NX4xyfjpdiM:yIl2AUoC8zA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=yIl2AUoC8zA" border="0"></img></a> <a href="http://feeds.feedburner.com/~ff/fpgablog?a=jqZBuhkzEnM:NX4xyfjpdiM:7Q72WNTAKBA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=7Q72WNTAKBA" border="0"></img></a>
</div>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/xilinx-base-targeted-design-platform/feed/</wfw:commentRss>
		</item>
		<item>
		<title>Prototyping and Functional Verification for Radiation Tolerant Designs</title>
		<link>http://fpgablog.com/posts/space-flight-systems-2/</link>
		<comments>http://fpgablog.com/posts/space-flight-systems-2/#comments</comments>
		<pubDate>Wed, 24 Jun 2009 16:47:23 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
		
		<category><![CDATA[Event]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=1331</guid>
		<description><![CDATA[Actel will conduct an educational webinar from 3:00 to 4:00 pm CEST (11:00 am - 12:00 pm PDT) on Thursday, June 25, 2009. The online event is titled, Prototyping &#038; Functional Verification for Radiation Tolerant Space-Flight Systems Designs. The webcast will introduce a prototyping solution for RTAX-S/SL and RTSX-SU devices, using ProASIC 3 FPGA technology [...]]]></description>
			<content:encoded><![CDATA[<p>Actel will conduct an educational webinar from 3:00 to 4:00 pm CEST (11:00 am - 12:00 pm PDT) on Thursday, June 25, 2009. The online event is titled, Prototyping &#038; Functional Verification for Radiation Tolerant Space-Flight Systems Designs. The webcast will introduce a prototyping solution for RTAX-S/SL and RTSX-SU devices, using ProASIC 3 FPGA technology with Aldec prototyping boards. The webinar presents a new complimentary reprogrammable prototyping design flow from Aldec. The presentation features a case study, from design to prototype, and includes development ROI and the benefits of using the Aldec prototyping solution for space-flight systems design.</p>
<p><p>Read more <a href="http://fpgablog.com/posts/space-flight-systems-2/">Prototyping and Functional Verification for Radiation Tolerant Designs</a></p><table cellspacing='0' style='width: 600px; background-color: #ffffff; border: 1px solid #CBCBCB; border-collapse: collapse;'><tr><td height='19' colspan='2' style='font:bold 13px Arial,Helvetica,sans-serif; color: #000000; text-align: Left; padding: 5px 5px 5px 7px; background-color: #ffffff;'>Free White Papers</td></tr><tr><td style='padding:1px;'></td><td style='padding:3px; border: 0px solid #184D31;'><a href='http://newsletter.dinclinx.com/?s=1707&e=0&t=1144&f=imagemaparrayclick&i=0&l=0'><img src='http://newsletter.dinclinx.com/?s=1707&e=0&t=1144&f=imagemaparray&i=0&l=0' style='border: 0;' /></a><br /><a href='http://newsletter.dinclinx.com/?s=1707&e=0&t=1144&f=imagemaparrayclick&i=1&l=0'><img src='http://newsletter.dinclinx.com/?s=1707&e=0&t=1144&f=imagemaparray&i=1&l=0' style='border: 0;' /></a><br /><a href='http://newsletter.dinclinx.com/?s=1707&e=0&t=1144&f=imagemaparrayclick&i=2&l=0'><img src='http://newsletter.dinclinx.com/?s=1707&e=0&t=1144&f=imagemaparray&i=2&l=0' style='border: 0;' /></a><br /></td></tr></table><p align="center"><a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a><br />© 2009 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p><div class="feedflare">
<a href="http://feeds.feedburner.com/~ff/fpgablog?a=9Jqu9qqvMD0:wBiUbHpN740:yIl2AUoC8zA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=yIl2AUoC8zA" border="0"></img></a> <a href="http://feeds.feedburner.com/~ff/fpgablog?a=9Jqu9qqvMD0:wBiUbHpN740:7Q72WNTAKBA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=7Q72WNTAKBA" border="0"></img></a>
</div>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/space-flight-systems-2/feed/</wfw:commentRss>
		</item>
		<item>
		<title>Cryptography Research DPA Workstation v6.16 with SASEBO-G Support</title>
		<link>http://fpgablog.com/posts/cri-fpga-images/</link>
		<comments>http://fpgablog.com/posts/cri-fpga-images/#comments</comments>
		<pubDate>Tue, 23 Jun 2009 17:01:59 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
		
		<category><![CDATA[Tool]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=1327</guid>
		<description><![CDATA[Cryptography Research (CRI) has integrated the SASEBO-G board with their DPA Workstation software to enable testing of FPGA images against side channel attacks such as Simple Power Analysis (SPA) and Differential Power Analysis (DPA). DPA Workstation v6.16 includes the capability to test FPGAs using the SASEBO-G board developed by the National Institute of Advanced Industrial [...]]]></description>
			<content:encoded><![CDATA[<p>Cryptography Research (CRI) has integrated the SASEBO-G board with their DPA Workstation software to enable testing of FPGA images against side channel attacks such as Simple Power Analysis (SPA) and Differential Power Analysis (DPA). DPA Workstation v6.16 includes the capability to test FPGAs using the SASEBO-G board developed by the National Institute of Advanced Industrial Science and Technology (AIST). The release also adds improved visualization tools for interpretation and manipulation of power analysis waveforms.</p>
<p><p>Read more <a href="http://fpgablog.com/posts/cri-fpga-images/">Cryptography Research DPA Workstation v6.16 with SASEBO-G Support</a></p><p align=center><a href=http://www.embeddedstar.com/careers/><img src=http://fpgablog.com/adimages/jobs468.gif border=0></a></p><p align="center"><a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a><br />© 2009 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p><div class="feedflare">
<a href="http://feeds.feedburner.com/~ff/fpgablog?a=e4sVTv-eniQ:1n6wehpBCqc:yIl2AUoC8zA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=yIl2AUoC8zA" border="0"></img></a> <a href="http://feeds.feedburner.com/~ff/fpgablog?a=e4sVTv-eniQ:1n6wehpBCqc:7Q72WNTAKBA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=7Q72WNTAKBA" border="0"></img></a>
</div>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/cri-fpga-images/feed/</wfw:commentRss>
		</item>
		<item>
		<title>Actel RTAX FPGA Family Enhancements</title>
		<link>http://fpgablog.com/posts/space-flight-fpgas/</link>
		<comments>http://fpgablog.com/posts/space-flight-fpgas/#comments</comments>
		<pubDate>Wed, 17 Jun 2009 15:49:30 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
		
		<category><![CDATA[FPGA]]></category>

		<guid isPermaLink="false">http://fpgablog.com/?p=1321</guid>
		<description><![CDATA[Actel has made enhancements to their radiation-tolerant RTAX-S and RTAX-SL space-flight FPGAs. The RTAX-S/SL FPGA family is ideal for space-flight applications requiring built-in protection from radiation-induced single-event upset (SEU) events. RTAX-S/SL offers high performance at densities of up to 4 million equivalent system gates and 840 user I/Os for space-based applications. The RTAX-S/SL family features [...]]]></description>
			<content:encoded><![CDATA[<p>Actel has made enhancements to their radiation-tolerant RTAX-S and RTAX-SL space-flight FPGAs. The RTAX-S/SL FPGA family is ideal for space-flight applications requiring built-in protection from radiation-induced single-event upset (SEU) events. RTAX-S/SL offers high performance at densities of up to 4 million equivalent system gates and 840 user I/Os for space-based applications. The RTAX-S/SL family features SEU-hardened flip-flops implemented without any user intervention, and offers the benefits of user-implemented triple module redundancy (TMR) without the associated overhead.</p>
<p><p>Read more <a href="http://fpgablog.com/posts/space-flight-fpgas/">Actel RTAX FPGA Family Enhancements</a></p><p align=center><a href=http://embeddedstar.tradepub.com/><img src=http://fpgablog.com/adimages/tradepub8.gif border=0></a></p><p align="center"><a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a><br />© 2009 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : FPGA Blog is a trademark of Online Destiny Ltd</p><div class="feedflare">
<a href="http://feeds.feedburner.com/~ff/fpgablog?a=_VkMEtqAEOA:xVL8cHCOMyk:yIl2AUoC8zA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=yIl2AUoC8zA" border="0"></img></a> <a href="http://feeds.feedburner.com/~ff/fpgablog?a=_VkMEtqAEOA:xVL8cHCOMyk:7Q72WNTAKBA"><img src="http://feeds.feedburner.com/~ff/fpgablog?d=7Q72WNTAKBA" border="0"></img></a>
</div>]]></content:encoded>
			<wfw:commentRss>http://fpgablog.com/posts/space-flight-fpgas/feed/</wfw:commentRss>
		</item>
	</channel>
</rss><!-- Dynamic page generated in 0.489 seconds. --><!-- Cached page generated by WP-Super-Cache on 2009-06-30 16:52:43 --><!-- Compression = gzip -->
