Microchip Technology has expanded its CLB-based MCU portfolio with the PIC16F13276 and PIC18-Q35 families, low-power microcontrollers that combine CPLD-like programmable logic and an MCU on one chip. The PIC16F13276 family provides 32 logic elements and the PIC18-Q35 family provides 128 logic elements for motor control, industrial automation and automotive safety systems. The devices can load the CLB at power-up or reset so logic starts independently of the CPU, helping reduce latency and improve timing predictability while replacing separate CPLD-plus-MCU designs. The families are drop-in compatible with existing PIC16 and PIC18 designs and include PDID anti-tamper protection.

The post MCUs integrate CPLD-like logic for deterministic control appeared first on Microcontroller Tips.

Rambus has released the SOCAMM2 server chipset, a set of LPDDR5X memory interface devices for JEDEC-standard SOCAMM2 server modules that supports data rates up to 9.6 Gb/s and replaces soldered-down LPDDR memory with detachable, upgradable modules for AI server platforms. The chipset includes 12A and 3A voltage regulators for local power conversion and an SPD Hub with an internal temperature sensor that provides module identification, configuration and thermal telemetry over an I3C bus. Targeted at AI servers and other high-density data center systems, the devices are intended to improve power efficiency, serviceability and board-area use while supporting scalable memory architectures.

The post Server memory chipset adds telemetry and local power appeared first on Microcontroller Tips.

Raltron has announced the VC8620D-D3-20-100.000-4-5, a 100 MHz sine-wave voltage-controlled crystal oscillator in a 14.3 × 9.0 × 5.6 mm package for satellite payloads, ground stations, test and measurement equipment and RF synthesizer reference clocks. The device provides a nominal 100.000 MHz output for mixers, PLL ICs and clock buffers, with spurious levels of -80 dBc and no sub-harmonics to support cleaner spectral masks in dense RF environments. The VCXO is intended for LO, PLL and clock distribution designs where phase noise and jitter affect EVM, SNR and channel spacing. It is designed for dense RF boards, synthesizer modules and instrumentation backplanes with gold-plated contacts on an FR5 board.

The post 100 MHz VCXO targets low-noise RF timing appeared first on Microcontroller Tips.